����JFIF��H�H����Exif��MM�*���� ��3����V�����3������3�(��������������������3�����
Server IP : 74.208.127.88 / Your IP : 216.73.216.72 Web Server : Apache/2.4.41 (Ubuntu) System : Linux ubuntu 5.4.0-163-generic #180-Ubuntu SMP Tue Sep 5 13:21:23 UTC 2023 x86_64 User : www-data ( 33) PHP Version : 7.4.3-4ubuntu2.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /proc/self/root/lib/modules/5.4.0-163-generic/build/arch/arm/include/asm/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0-or-later */ /* * Copyright (c) 2012 Linaro Limited. */ #ifndef VIRT_H #define VIRT_H #include <asm/ptrace.h> /* * Flag indicating that the kernel was not entered in the same mode on every * CPU. The zImage loader stashes this value in an SPSR, so we need an * architecturally defined flag bit here. */ #define BOOT_CPU_MODE_MISMATCH PSR_N_BIT #ifndef __ASSEMBLY__ #include <asm/cacheflush.h> #ifdef CONFIG_ARM_VIRT_EXT /* * __boot_cpu_mode records what mode the primary CPU was booted in. * A correctly-implemented bootloader must start all CPUs in the same mode: * if it fails to do this, the flag BOOT_CPU_MODE_MISMATCH is set to indicate * that some CPU(s) were booted in a different mode. * * This allows the kernel to flag an error when the secondaries have come up. */ extern int __boot_cpu_mode; static inline void sync_boot_mode(void) { /* * As secondaries write to __boot_cpu_mode with caches disabled, we * must flush the corresponding cache entries to ensure the visibility * of their writes. */ sync_cache_r(&__boot_cpu_mode); } void __hyp_set_vectors(unsigned long phys_vector_base); void __hyp_reset_vectors(void); #else #define __boot_cpu_mode (SVC_MODE) #define sync_boot_mode() #endif #ifndef ZIMAGE void hyp_mode_check(void); /* Reports the availability of HYP mode */ static inline bool is_hyp_mode_available(void) { return ((__boot_cpu_mode & MODE_MASK) == HYP_MODE && !(__boot_cpu_mode & BOOT_CPU_MODE_MISMATCH)); } /* Check if the bootloader has booted CPUs in different modes */ static inline bool is_hyp_mode_mismatched(void) { return !!(__boot_cpu_mode & BOOT_CPU_MODE_MISMATCH); } static inline bool is_kernel_in_hyp_mode(void) { return false; } static inline bool has_vhe(void) { return false; } /* The section containing the hypervisor idmap text */ extern char __hyp_idmap_text_start[]; extern char __hyp_idmap_text_end[]; /* The section containing the hypervisor text */ extern char __hyp_text_start[]; extern char __hyp_text_end[]; #endif #else /* Only assembly code should need those */ #define HVC_SET_VECTORS 0 #define HVC_SOFT_RESTART 1 #define HVC_RESET_VECTORS 2 #define HVC_STUB_HCALL_NR 3 #endif /* __ASSEMBLY__ */ #define HVC_STUB_ERR 0xbadca11 #endif /* ! VIRT_H */