����JFIF��H�H����Exif��MM�*���� ��3����V�����3������3�(��������������������3�����
Server IP : 74.208.127.88 / Your IP : 216.73.216.205 Web Server : Apache/2.4.41 (Ubuntu) System : Linux ubuntu 5.4.0-163-generic #180-Ubuntu SMP Tue Sep 5 13:21:23 UTC 2023 x86_64 User : www-data ( 33) PHP Version : 7.4.3-4ubuntu2.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /proc/self/root/lib/modules/5.4.0-163-generic/build/arch/xtensa/include/asm/ |
Upload File : |
/* * Xtensa IRQ flags handling functions * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2001 - 2005 Tensilica Inc. * Copyright (C) 2015 Cadence Design Systems Inc. */ #ifndef _XTENSA_IRQFLAGS_H #define _XTENSA_IRQFLAGS_H #include <linux/stringify.h> #include <linux/types.h> #include <asm/processor.h> static inline unsigned long arch_local_save_flags(void) { unsigned long flags; asm volatile("rsr %0, ps" : "=a" (flags)); return flags; } static inline unsigned long arch_local_irq_save(void) { unsigned long flags; #if XTENSA_FAKE_NMI #if defined(CONFIG_DEBUG_MISC) && (LOCKLEVEL | TOPLEVEL) >= XCHAL_DEBUGLEVEL unsigned long tmp; asm volatile("rsr %0, ps\t\n" "extui %1, %0, 0, 4\t\n" "bgei %1, "__stringify(LOCKLEVEL)", 1f\t\n" "rsil %0, "__stringify(LOCKLEVEL)"\n" "1:" : "=a" (flags), "=a" (tmp) :: "memory"); #else asm volatile("rsr %0, ps\t\n" "or %0, %0, %1\t\n" "xsr %0, ps\t\n" "rsync" : "=&a" (flags) : "a" (LOCKLEVEL) : "memory"); #endif #else asm volatile("rsil %0, "__stringify(LOCKLEVEL) : "=a" (flags) :: "memory"); #endif return flags; } static inline void arch_local_irq_disable(void) { arch_local_irq_save(); } static inline void arch_local_irq_enable(void) { unsigned long flags; asm volatile("rsil %0, 0" : "=a" (flags) :: "memory"); } static inline void arch_local_irq_restore(unsigned long flags) { asm volatile("wsr %0, ps; rsync" :: "a" (flags) : "memory"); } static inline bool arch_irqs_disabled_flags(unsigned long flags) { #if XCHAL_EXCM_LEVEL < LOCKLEVEL || (1 << PS_EXCM_BIT) < LOCKLEVEL #error "XCHAL_EXCM_LEVEL and 1<<PS_EXCM_BIT must be no less than LOCKLEVEL" #endif return (flags & (PS_INTLEVEL_MASK | (1 << PS_EXCM_BIT))) >= LOCKLEVEL; } static inline bool arch_irqs_disabled(void) { return arch_irqs_disabled_flags(arch_local_save_flags()); } #endif /* _XTENSA_IRQFLAGS_H */