| Server IP : 74.208.127.88 / Your IP : 216.73.216.20 Web Server : Apache/2.4.41 (Ubuntu) System : Linux ubuntu 5.4.0-163-generic #180-Ubuntu SMP Tue Sep 5 13:21:23 UTC 2023 x86_64 User : www-data ( 33) PHP Version : 7.4.3-4ubuntu2.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /proc/self/root/lib/modules/5.4.0-163-generic/build/arch/xtensa/variants/fsf/include/variant/ |
Upload File : |
/* * This header file describes this specific Xtensa processor's TIE extensions * that extend basic Xtensa core functionality. It is customized to this * Xtensa processor configuration. * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 1999-2007 Tensilica Inc. */ #ifndef _XTENSA_CORE_TIE_H #define _XTENSA_CORE_TIE_H #define XCHAL_CP_NUM 0 /* number of coprocessors */ #define XCHAL_CP_MAX 0 /* max CP ID + 1 (0 if none) */ #define XCHAL_CP_MASK 0x00 /* bitmask of all CPs by ID */ #define XCHAL_CP_PORT_MASK 0x00 /* bitmask of only port CPs */ /* Filler info for unassigned coprocessors, to simplify arrays etc: */ #define XCHAL_NCP_SA_SIZE 0 #define XCHAL_NCP_SA_ALIGN 1 #define XCHAL_CP0_SA_SIZE 0 #define XCHAL_CP0_SA_ALIGN 1 #define XCHAL_CP1_SA_SIZE 0 #define XCHAL_CP1_SA_ALIGN 1 #define XCHAL_CP2_SA_SIZE 0 #define XCHAL_CP2_SA_ALIGN 1 #define XCHAL_CP3_SA_SIZE 0 #define XCHAL_CP3_SA_ALIGN 1 #define XCHAL_CP4_SA_SIZE 0 #define XCHAL_CP4_SA_ALIGN 1 #define XCHAL_CP5_SA_SIZE 0 #define XCHAL_CP5_SA_ALIGN 1 #define XCHAL_CP6_SA_SIZE 0 #define XCHAL_CP6_SA_ALIGN 1 #define XCHAL_CP7_SA_SIZE 0 #define XCHAL_CP7_SA_ALIGN 1 /* Save area for non-coprocessor optional and custom (TIE) state: */ #define XCHAL_NCP_SA_SIZE 0 #define XCHAL_NCP_SA_ALIGN 1 /* Total save area for optional and custom state (NCP + CPn): */ #define XCHAL_TOTAL_SA_SIZE 0 /* with 16-byte align padding */ #define XCHAL_TOTAL_SA_ALIGN 1 /* actual minimum alignment */ #define XCHAL_NCP_SA_NUM 0 #define XCHAL_NCP_SA_LIST(s) #define XCHAL_CP0_SA_NUM 0 #define XCHAL_CP0_SA_LIST(s) #define XCHAL_CP1_SA_NUM 0 #define XCHAL_CP1_SA_LIST(s) #define XCHAL_CP2_SA_NUM 0 #define XCHAL_CP2_SA_LIST(s) #define XCHAL_CP3_SA_NUM 0 #define XCHAL_CP3_SA_LIST(s) #define XCHAL_CP4_SA_NUM 0 #define XCHAL_CP4_SA_LIST(s) #define XCHAL_CP5_SA_NUM 0 #define XCHAL_CP5_SA_LIST(s) #define XCHAL_CP6_SA_NUM 0 #define XCHAL_CP6_SA_LIST(s) #define XCHAL_CP7_SA_NUM 0 #define XCHAL_CP7_SA_LIST(s) /* Byte length of instruction from its first nibble (op0 field), per FLIX. */ #define XCHAL_OP0_FORMAT_LENGTHS 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3 #endif /*_XTENSA_CORE_TIE_H*/