����JFIF��H�H����Exif��MM�*���� ��3����V�����3������3�(��������������������3�����
Server IP : 74.208.127.88 / Your IP : 216.73.216.194 Web Server : Apache/2.4.41 (Ubuntu) System : Linux ubuntu 5.4.0-163-generic #180-Ubuntu SMP Tue Sep 5 13:21:23 UTC 2023 x86_64 User : www-data ( 33) PHP Version : 7.4.3-4ubuntu2.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /proc/self/root/lib/modules/5.4.0-163-generic/build/drivers/pinctrl/intel/ |
Upload File : |
# SPDX-License-Identifier: GPL-2.0 # Intel pin control drivers if (X86 || COMPILE_TEST) config PINCTRL_BAYTRAIL bool "Intel Baytrail GPIO pin control" depends on ACPI select GPIOLIB select GPIOLIB_IRQCHIP select PINMUX select PINCONF select GENERIC_PINCONF help driver for memory mapped GPIO functionality on Intel Baytrail platforms. Supports 3 banks with 102, 28 and 44 gpios. Most pins are usually muxed to some other functionality by firmware, so only a small amount is available for gpio use. Requires ACPI device enumeration code to set up a platform device. config PINCTRL_CHERRYVIEW tristate "Intel Cherryview/Braswell pinctrl and GPIO driver" depends on ACPI select PINMUX select PINCONF select GENERIC_PINCONF select GPIOLIB select GPIOLIB_IRQCHIP help Cherryview/Braswell pinctrl driver provides an interface that allows configuring of SoC pins and using them as GPIOs. config PINCTRL_MERRIFIELD tristate "Intel Merrifield pinctrl driver" depends on X86_INTEL_MID select PINMUX select PINCONF select GENERIC_PINCONF help Merrifield Family-Level Interface Shim (FLIS) driver provides an interface that allows configuring of SoC pins and using them as GPIOs. config PINCTRL_INTEL tristate select PINMUX select PINCONF select GENERIC_PINCONF select GPIOLIB select GPIOLIB_IRQCHIP config PINCTRL_BROXTON tristate "Intel Broxton pinctrl and GPIO driver" depends on ACPI select PINCTRL_INTEL help Broxton pinctrl driver provides an interface that allows configuring of SoC pins and using them as GPIOs. config PINCTRL_CANNONLAKE tristate "Intel Cannon Lake PCH pinctrl and GPIO driver" depends on ACPI select PINCTRL_INTEL help This pinctrl driver provides an interface that allows configuring of Intel Cannon Lake PCH pins and using them as GPIOs. config PINCTRL_CEDARFORK tristate "Intel Cedar Fork pinctrl and GPIO driver" depends on ACPI select PINCTRL_INTEL help This pinctrl driver provides an interface that allows configuring of Intel Cedar Fork PCH pins and using them as GPIOs. config PINCTRL_DENVERTON tristate "Intel Denverton pinctrl and GPIO driver" depends on ACPI select PINCTRL_INTEL help This pinctrl driver provides an interface that allows configuring of Intel Denverton SoC pins and using them as GPIOs. config PINCTRL_GEMINILAKE tristate "Intel Gemini Lake SoC pinctrl and GPIO driver" depends on ACPI select PINCTRL_INTEL help This pinctrl driver provides an interface that allows configuring of Intel Gemini Lake SoC pins and using them as GPIOs. config PINCTRL_ICELAKE tristate "Intel Ice Lake PCH pinctrl and GPIO driver" depends on ACPI select PINCTRL_INTEL help This pinctrl driver provides an interface that allows configuring of Intel Ice Lake PCH pins and using them as GPIOs. config PINCTRL_LEWISBURG tristate "Intel Lewisburg pinctrl and GPIO driver" depends on ACPI select PINCTRL_INTEL help This pinctrl driver provides an interface that allows configuring of Intel Lewisburg pins and using them as GPIOs. config PINCTRL_SUNRISEPOINT tristate "Intel Sunrisepoint pinctrl and GPIO driver" depends on ACPI select PINCTRL_INTEL help Sunrisepoint is the PCH of Intel Skylake. This pinctrl driver provides an interface that allows configuring of PCH pins and using them as GPIOs. endif